Print this page
6064 ixgbe needs X550 support
Split |
Close |
Expand all |
Collapse all |
--- old/usr/src/uts/common/io/ixgbe/ixgbe_osdep.h
+++ new/usr/src/uts/common/io/ixgbe/ixgbe_osdep.h
1 1 /*
2 2 * CDDL HEADER START
3 3 *
4 4 * The contents of this file are subject to the terms of the
5 5 * Common Development and Distribution License (the "License").
6 6 * You may not use this file except in compliance with the License.
7 7 *
8 8 * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
9 9 * or http://www.opensolaris.org/os/licensing.
10 10 * See the License for the specific language governing permissions
11 11 * and limitations under the License.
12 12 *
13 13 * When distributing Covered Code, include this CDDL HEADER in each
14 14 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
15 15 * If applicable, add the following below this CDDL HEADER, with the
16 16 * fields enclosed by brackets "[]" replaced with your own identifying
17 17 * information: Portions Copyright [yyyy] [name of copyright owner]
18 18 *
19 19 * CDDL HEADER END
20 20 */
↓ open down ↓ |
20 lines elided |
↑ open up ↑ |
21 21
22 22 /*
23 23 * Copyright(c) 2007-2010 Intel Corporation. All rights reserved.
24 24 */
25 25
26 26 /*
27 27 * Copyright (c) 2008, 2010, Oracle and/or its affiliates. All rights reserved.
28 28 */
29 29 /*
30 30 * Copyright (c) 2012, Joyent, Inc. All rights reserved.
31 + * Copyright 2016 OmniTI Computer Consulting, Inc. All rights reserved.
31 32 */
32 33
33 34 #ifndef _IXGBE_OSDEP_H
34 35 #define _IXGBE_OSDEP_H
35 36
36 37 #ifdef __cplusplus
37 38 extern "C" {
38 39 #endif
39 40
40 41 #include <sys/types.h>
41 42 #include <sys/byteorder.h>
42 43 #include <sys/conf.h>
43 44 #include <sys/debug.h>
44 45 #include <sys/stropts.h>
45 46 #include <sys/stream.h>
46 47 #include <sys/strlog.h>
47 48 #include <sys/kmem.h>
48 49 #include <sys/stat.h>
49 50 #include <sys/kstat.h>
50 51 #include <sys/modctl.h>
51 52 #include <sys/errno.h>
52 53 #include <sys/ddi.h>
53 54 #include <sys/dditypes.h>
54 55 #include <sys/sunddi.h>
55 56 #include <sys/pci.h>
56 57 #include <sys/atomic.h>
57 58 #include <sys/note.h>
58 59 #include "ixgbe_debug.h"
59 60
60 61 /* Cheesy hack for EWARN() */
61 62 #define EWARN(H, W, S) cmn_err(CE_NOTE, W)
62 63
63 64 /* function declarations */
64 65 struct ixgbe_hw;
65 66 uint16_t ixgbe_read_pci_cfg(struct ixgbe_hw *, uint32_t);
66 67 void ixgbe_write_pci_cfg(struct ixgbe_hw *, uint32_t, uint32_t);
67 68
68 69 #define usec_delay(x) drv_usecwait(x)
69 70 #define msec_delay(x) drv_usecwait(x * 1000)
70 71
71 72 #define OS_DEP(hw) ((struct ixgbe_osdep *)((hw)->back))
72 73
73 74 #define false B_FALSE
↓ open down ↓ |
33 lines elided |
↑ open up ↑ |
74 75 #define true B_TRUE
75 76 #define FALSE B_FALSE
76 77 #define TRUE B_TRUE
77 78
78 79 #define IXGBE_READ_PCIE_WORD ixgbe_read_pci_cfg
79 80 #define IXGBE_WRITE_PCIE_WORD ixgbe_write_pci_cfg
80 81 #define CMD_MEM_WRT_INVALIDATE 0x0010 /* BIT_4 */
81 82 #define PCI_COMMAND_REGISTER 0x04
82 83 #define PCI_EX_CONF_CAP 0xE0
83 84 #define SPEED_10GB 10000
85 +#define SPEED_5GB 5000
86 +#define SPEED_2_5GB 2500
84 87 #define SPEED_1GB 1000
85 88 #define SPEED_100 100
86 89 #define FULL_DUPLEX 2
87 90
88 91 #define IXGBE_WRITE_FLUSH(a) (void) IXGBE_READ_REG(a, IXGBE_STATUS)
89 92
90 93 #define IXGBE_WRITE_REG(a, reg, value) \
91 94 ddi_put32((OS_DEP(a))->reg_handle, \
92 95 (uint32_t *)((uintptr_t)(a)->hw_addr + reg), (value))
93 96
94 97 #define IXGBE_WRITE_REG_ARRAY(a, reg, index, value) \
95 98 IXGBE_WRITE_REG(a, ((reg) + ((index) << 2)), (value))
96 99
97 100 #define IXGBE_READ_REG(a, reg) \
98 101 ddi_get32((OS_DEP(a))->reg_handle, \
99 102 (uint32_t *)((uintptr_t)(a)->hw_addr + reg))
↓ open down ↓ |
6 lines elided |
↑ open up ↑ |
100 103
101 104 #define IXGBE_READ_REG_ARRAY(a, reg, index) \
102 105 IXGBE_READ_REG(a, ((reg) + ((index) << 2)))
103 106
104 107 #define msec_delay_irq msec_delay
105 108 #define IXGBE_HTONL htonl
106 109 #define IXGBE_NTOHL ntohl
107 110 #define IXGBE_NTOHS ntohs
108 111
109 112 #ifdef _BIG_ENDIAN
110 -#define IXGBE_CPU_TO_LE32 BSWAP_32
111 -#define IXGBE_LE32_TO_CPUS BSWAP_32
113 +#define IXGBE_CPU_TO_LE32 BSWAP_32
114 +#define IXGBE_LE32_TO_CPUS BSWAP_32
115 +#define IXGBE_CPU_TO_BE16 (x)
116 +#define IXGBE_CPU_TO_BE32 (x)
112 117 #else
113 -#define IXGBE_CPU_TO_LE32(x) (x)
114 -#define IXGBE_LE32_TO_CPUS(x) (x)
115 -#endif /* _BIG_ENDIAN */
118 +#define IXGBE_CPU_TO_LE32(x) (x)
119 +#define IXGBE_LE32_TO_CPUS(x) (x)
120 +#define IXGBE_CPU_TO_BE16 BSWAP_16
121 +#define IXGBE_CPU_TO_BE32 BSWAP_32
122 +#endif /* _BIG_ENDIAN */
116 123
117 124 #define UNREFERENCED_PARAMETER(x) _NOTE(ARGUNUSED(x))
118 -#define UNREFERENCED_1PARAMETER(_p) UNREFERENCED_PARAMETER(_p)
119 -#define UNREFERENCED_2PARAMETER(_p, _q) _NOTE(ARGUNUSED(_p, _q))
120 -#define UNREFERENCED_3PARAMETER(_p, _q, _r) _NOTE(ARGUNUSED(_p, _q, _r))
121 -#define UNREFERENCED_4PARAMETER(_p, _q, _r, _s) _NOTE(ARGUNUSED(_p, _q,_r, _s))
125 +#define UNREFERENCED_1PARAMETER(_p) UNREFERENCED_PARAMETER(_p)
126 +#define UNREFERENCED_2PARAMETER(_p, _q) _NOTE(ARGUNUSED(_p, _q))
127 +#define UNREFERENCED_3PARAMETER(_p, _q, _r) _NOTE(ARGUNUSED(_p, _q, _r))
128 +#define UNREFERENCED_4PARAMETER(_p, _q, _r, _s) _NOTE(ARGUNUSED(_p, _q,_r, _s))
122 129
123 130
124 131
125 132 typedef int8_t s8;
126 133 typedef int16_t s16;
127 134 typedef int32_t s32;
128 135 typedef int64_t s64;
129 136 typedef uint8_t u8;
130 137 typedef uint16_t u16;
131 138 typedef uint32_t u32;
132 139 typedef uint64_t u64;
133 140 typedef boolean_t bool;
134 141
142 +/* shared code requires this */
143 +#define __le16 u16
144 +#define __le32 u32
145 +#define __le64 u64
146 +#define __be16 u16
147 +#define __be32 u32
148 +#define __be64 u64
149 +
135 150 struct ixgbe_osdep {
136 151 ddi_acc_handle_t reg_handle;
137 152 ddi_acc_handle_t cfg_handle;
138 153 struct ixgbe *ixgbe;
139 154 };
140 155
141 156 #ifdef __cplusplus
142 157 }
143 158 #endif
144 159
145 160 #endif /* _IXGBE_OSDEP_H */
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX